Appl. No. 10/618,060 Amdt. dated December 6, 2005 Reply to Office Action of June 6, 2005

**PATENT** 

## **AMENDMENTS TO THE CLAIMS**

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

1	1. (Freelously Fresented) A system design method for designing a system		
2	which includes a plurality of system components, the method comprising:		
3	defining respective functional representations of the plurality of system		
4	components, each functional representation including at least one parameter value; and		
5	automatically defining an allowable set of such parameter values in		
6	dependence upon the plurality of system components, wherein the allowable set of parameter		
7	values includes at least one common parameter values from the respective functional		
8	representations of at least two of the plurality of components.		
1	2. (Original) A method as claimed in claim 1, wherein one of the system		
2	components is a bus.		
1	3. (Original) A method as claimed in claim 2, wherein the functional		
2	representation of the bus includes a parameter value relating to bus width.		
1	4. (Original) A method as claimed in claim 1, further comprising choosing		
2	an allowable set of parameter values and setting the parameter values of the functional		
3	representations concerned to the values defined by the chosen allowable set of parameter values		
1	5. (Original) A method as claimed in claim 1, further comprising the steps		
2	of:		
3	selecting a plurality of system components;		
4	selecting a connection for interconnecting such selected system		
5	components; and		

2

оретable to:

Appl. No. 10/618,060 Amdt. dated December 6, 2005 Reply to Office Action of June 6, 2005 **PATENT** 

6		selecting one of the allowable sets of parameter values, in dependence	
7	upon said connection.		
1	6.	(Cancelled).	
1	7.	(Cancelled).	
1	8.	(Cancelled).	
1	9.	(Previously Presented) Apparatus for designing a system which includes	
2	plurality of system components, the apparatus comprising:		
3		a data storage medium which is operable to store respective functional	
4	representations of a plurality of system components, each functional representation including at		
5	least one parameter value; and		
6		a processor which is operable to define automatically an allowable set of	
7	parameter values for a	a selected group of system components, wherein the allowable set of	
8	parameter values includes at least one common parameter value from the respective functional		
9	representations of at 1	east two of the plurality of the components.	
1	10.	(Original) Apparatus as claimed in claim 9, wherein one of the system	
2	components is a bus.		
1	11.	(Previously Presented) Apparatus as claimed in claim 10, wherein the	
2	functional representation of the bus includes a parameter value relating to bus width.		
1	12.	(Original) Apparatus as claimed in claim 9, wherein the processor is	
2	operable to choose an allowable set of parameter values and setting the parameter values of the		
3	functional representations concerned to the values defined by the chosen allowable set of		
4	parameter values.		
1	13.	(Original) Apparatus as claimed in claim 9, wherein the processor is	

**PATENT** 

Appl. No. 10/618,060
Amdt. dated December 6, 2005
Reply to Office Action of June 6, 2005

- 3 select a plurality of system components;
- 4 select a connection for interconnecting such selected system components;
- 5 and
- 6 select one of the allowable sets of parameter values, in dependence upon
- 7 said connection.
- 1 14. (Original) A programmable logic device designed in accordance with a
- 2 method as claimed in claim 1.
- 1 15. (Original) A programmable logic device designed using apparatus as
- 2 claimed in claim 9.